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Abstract
We present measurements of bias triangles in several biasing configurations. Thorough analysis
of the data allows us to present data from all four possible bias configurations on a single plot in
chemical potential space. This presentation allows comparison between different biasing directions
to be made in a clean and straightforward manner. Our analysis and presentation will prove useful
in demonstrations of Pauli-spin blockade where comparisons between different biasing directions
are paramount. The long term stability of the CMOS compatible Si/SiO2 only architecture leads
to the success of this analysis. We also propose a simple variation to this analysis that will extend
its use to systems lacking the long term stability of these devices.
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Generally, if someone wishes to determine the spin state of an electron in a solid state
system they must employ some form of spin-to-charge conversion. One popular method
exploits the phenomenon of Pauli-spin blockade, where transport through series quantum
dots is strongly influenced by the spin state of the electrons in the device. There have been
a number of impressive studies on Pauli-spin blockade in a variety of systems, including
GaAs[1], SiGe[2], atomically precise phosphorous donor devices in Si[3], and finally, Al[4] and
Si[5] gated quantum dots. In these studies the primary evidence for Pauli-spin blockade arises
from the comparison of bias triangles in opposite current directions. However, the 3D nature
of this type of data requires data from different bias directions to be plotted separately.
This makes comparisons between data sets cumbersome. Furthermore, triangles measured
in different biasing configurations are shifted in voltage space. This is due not only to the
capacitive coupling between the leads and the quantum dots but also any charge instabilities
or drifts that occur between measurements. For these reasons, comparison of the shapes and
sizes of bias triangles in previous studies have not been straightforward. As a precursor to
studies on Pauli-spin blockade we present measurements of bias triangles. In addition to
the usual positive and negative drain bias configurations we also present measurements in
the positive and negative source configurations. The absence of Pauli-spin blockade allows
a straightforward interpretation of the data. Thus, we use these measurements to validate
a new method of analysis. Our analysis corrects for the coupling of the leads to the dots
allowing for a much cleaner presentation of data from all four biasing setups on a single plot.
This makes comparisons between biasing directions much simpler.
All measurements discussed in this manuscript were made with the device mounted on the
mixing chamber stage of a dilution refrigerator with a base temperature of about 50 mK. The
double quantum dot was formed in a CMOS-compatible Si nanowire. A schematic diagram
of the device is shown in figure 1a. The single crystal nanowire is formed by mesa etching a
40 nm wide wire in the 30 nm thick Si layer of a silicon on insulator wafer. A high quality
SiO2 gate oxide is grown before depositing a gate layer of phosphorous doped polysilicon.
This layer is etched into three 40 nm long conformal finger gates aligned perpendicular
to the nanowire and spaced 40 nm edge-to-edge. These gates are used to electrostatically
create conduction barriers in the nanowire as well as control the dot chemical potentials. A
second high quality SiO2 layer is then formed on top of which a second gate layer of doped
polysilicon is deposited. This layer forms a global upper gate that is used to invert the Si
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FIG. 1: Experimental details and capacitive model a) Schematic of our device layout.
Conduction occurs in a single crystal Si nanowire. This is allowed when a positive voltage
is applied to the upper gate (UG) thus inverting the Si nanowire. Dots are formed between
lower gates (LGS, LGC, LGD) by applying negative voltages to these gates creating local
conduction barriers. The source dot (SD) and drain dot (DD) formed in the double dot
measurements are shown in green. Also shown is a schematic of our circuit. In one
configuration (red) current is measured with a preamplifier connected to the source lead of
the nanowire while a bias voltage, VD, is applied to the drain lead. In the other
configuration (blue) a bias voltage, VS, is applied to the source and current is measured at
the drain. b) The capacitive model of our device. The lower gates nearest to the source
(LGS) and drain (LGD) are capacitively coupled to the dots via CLGS, CLGD, CLGSx and
CLGDx. The upper gate (UG) and center lower gate (LGC) are also coupled to both dots
(not shown). Finally the drain and source leads are coupled to the drain and source dots
through CD and CS respectively.
nanowire to allow conduction between n+-doped ohmic contacts located microns away from
the active device area.
Figure 1a also shows a schematic of the circuits used to measure the device. The black
portion of the circuit is used in all measurements. The red circuit is connected when biasing
the drain lead and is replaced with the blue circuit for measurements with source biasing.
In order to measure the multiple biasing configurations necessary for this study, these two
circuits were switched repeatedly. It is common to see uncontrolled changes in nano-device
behaviour when changing the circuit configuration. The remarkable circuit stability across
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TABLE I: Measured Capacitances in aF
Measurement CS Cm CD CLGS CLGD CLGSx CLGDx
Single dot 7.8‡ 9.9‡ 12.2‡ 2.7† 2.3† 0.09† 0.05†
Double dot NM 5.2‡ NM 2.5† 2.3† NM NM
Representative uncertainties (one σ) are 10% and 40% for values denoted with † and ‡ respec-
tively. These are determined from our estimated uncertainty in fitting to Coulomb diamonds,
triangles and single gate curves. Double dot measurements do not allow us to independently
address all the capacitances of our model, therefore some values are listed as not measurable
(NM).
these changes is crucial to the success of the analysis discussed later.
To model the device we use the capacitance diagram in figure 1b. All of the capacitances
used in this model are measurable with the device setup in various single quantum dot
configurations. The results of these measurements are given in table I (upper row); the
capacitance values in this row result from measurements taken with various values of the
gate voltages. Also listed are gate capacitances determined from a double dot charge stability
measurement[6]. There is reasonable agreement between the gate capacitances, CLGS and
CLGD and these values are also consistent with a more comprehensive study on these types of
devices[7]. However, there is a significant difference in the value of the coupling capacitance
Cm. We speculate that this is due to the influence of the LGD and LGS gates on the barrier
under LGC. To measure Cm, the device is configured to operate as a single dot between
either LGD and LGC or LGS and LGC. During this measurement, the voltage on the lower
gate not used in forming the dot is roughly 1.7 V above the value applied in double dot
measurements. This voltage difference not only removes the barrier underneath said gate
but also weakens the barriers formed under adjacent gates and therefore leads to a higher
value of Cm.
The chemical potentials of the dots are defined as µSD(NS, ND) = E(NS, ND)−E(NS −
1, ND) for the source dot and µDD(NS, ND) = E(NS, ND) − E(NS, ND − 1) for the drain
dot. Using the capacitive model of our system we determine the chemical potentials of the
source and drain dots with NS and ND electrons respectively as
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µSD(NS, ND) =
(
NS − 1
2
)
ESD +NDECm
− ESD
e
(CLGSVLGS + CSVS + CLGDxVLGD)
− ECm
e
(CLGDVLGD + CDVD + CLGSxVLGS) (1)
and
µDD(NS, ND) =
(
ND − 1
2
)
EDD +NSECm
− ECm
e
(CLGSVLGS + CSVS + CLGDxVLGD)
− EDD
e
(CLGDVLGD + CDVD + CLGSxVLGS) . (2)
Here ESD and EDD are the dot charging energies given by
ESD =
e2CDD
CSDCDD − C2m
(3)
and
EDD =
e2CSD
CSDCDD − C2m
. (4)
The coupling energy, ECm is defined as
ECm =
e2Cm
CSDCDD − C2m
(5)
with e the electron charge, CSD and CDD the total capacitances of each dot[8]. When biasing
the drain lead (red circuit in figure 1a) VS is equal to the potential of the input to the current
preamplifier (close to ground), as is VD when biasing the source lead (blue circuit in figure 1a)
These chemical potentials can be used to determine the equilibrium charge configuration of
the double dot. This is the familiar “gravitational picture” where electrons fall to the
lowest available chemical potentials. As described in van der Wiel et al. [6] the number of
electrons on the dots, NS and ND, are fixed for large regions of gate voltage space. These
occupation numbers only change when a gate voltage(s) is changed in such a way that the
chemical potential of a dot is lowered below that of the leads µS(D) or that of the neighboring
dot. These boundaries between stable charge regions can be experimentally mapped out by
measuring a response sensitive to charge reconfigurations in the device, such as a nearby
quantum point contact[9] or single electron transistor[10, 11] or, as recently shown, the
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dispersive response of one of the device gates[12]. In this manuscript, however, we measured
the transport through the device. This method is only sensitive to current through the double
quantum dot which can occur via electron or hole transport. In electron transport the charge
state of the device cycles through the (NS, ND)→ (NS+1, ND)→ (NS, ND+1)→ (NS, ND)
configurations while hole transport occurs through the transitions (NS +1, ND+1)→ (NS +
1, ND)→ (NS, ND + 1)→ (NS + 1, ND + 1). Focusing on electron transport for simplicity,
at zero bias these transitions are allowed only when the chemical potentials of both dots are
resonant with µS and µD. Specifically, µS = µSD(NS + 1, ND) = µDD(NS, ND + 1) = µD.
These conditions are met at what are called triple points. When VD > VS the resonant
condition is relaxed and becomes µS ≥ µSD(NS + 1, ND) ≥ µDD(NS, ND + 1) ≥ µD (for
opposite bias polarity the inequalities are reversed). These conditions describe triangular
regions in gate voltage space where transport is allowed through the device. Figure 2 shows
both a schematic of these triangular regions (panel A) and corresponding data taken with
a drain bias of 0.7 mV (panel B). The qualitative description given by the above conditions
and shown in panel A is observed in the data of panel B. Although helpful for understanding
the physics of transport, the conditions described above are not very useful for analyzing
measured triangles and comparing them with theory. To perform our analysis we now focus
on deriving the positions of the vertices of the bias triangles.
One vertex occurs when µSD(NS + 1, ND) and µDD(NS, ND + 1) are both resonant with
the Fermi level of the lead connected to the current preamplifier (near ground potential).
This point is labeled as (x1, y1) in figure 2a and we refer to it as the µ = 0 point. From here
the triangles open up with increasing VD along the VLGD axis by
Vopen = VDe
2/(ECmCLGDx + EDDCLGD). (6)
Figures 3 a and b show data taken with VD = 0.2 and 1.0 mV respectively. The growth in
the triangles with VD is clearly evident. Panel c shows Vopen determined from the data at
multiple VD values. Also shown is the dependence predicted from equation 6. The agreement
between data and the theory validates the use of our model.
Figure 2a also shows the chemical potential conditions at the vertices of the bias triangles.
By comparing these vertices we can determine the conditions that are satisfied along each
side. The side we refer to as the base, with slope labeled mb, has µSD(NS + 1, ND) =
µDD(NS, ND + 1) satisfied, while the other two edges, slopes labeled mf and ms, have the
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FIG. 2: A) Schematic of bias triangles in the VD > 0 configuration (red circuit in
figure 1a). The chemical potentials at the vertices of the electron triangle for a positive
drain bias setup are also shown. The size of the triangles are determined by the magnitude
of the bias via Vopen (see text). B) False color plot of bias triangles formed with 0.7 mV
drain bias. The qualitative behavior described in the schematic of a) is observed in this
data. Data was measured with VUG = 2.5 V, VLGC = − 1.1 V and VD,AC = 50 µVpp
conditions µSD(NS + 1, ND) = constant and µDD(NS, ND + 1) = constant respectively.
Applying these conditions to equations 1 and 2 we determine the slopes of the triangle edges
to be
mb = −(Cm − CSD)CLGD + (CDD − Cm)CLGDx
(CDD − Cm)CLGS + (Cm − CSD)CLGSx (7)
mf = −CLGDCm + CLGDxCDD
CLGSCDD + CLGSxCm
(8)
ms = −CLGDCSD + CLGDxCm
CLGSCm + CLGSxCSD
. (9)
From these slopes, Vopen and a measurement of (x1, y1) we can determine the coordinates of
the other two vertices in this bias configuration.
For the general case, all three vertices are determined by two effects: i) when the biasing
condition is changed, the µ = 0 point is shifted in gate voltage due to the capacitive coupling
between the leads and the quantum dots. ii) Vertices (x2, y2), (x3, y3) move outwards from
the µ = 0 point as Vopen grows. The shifts from effect i) are derived from equations 1 and
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FIG. 3: a) Bias triangles measured with VD = 0.2 mV. b) Bias triangles measured with
VD = 1.0 mV. There is an obvious increase in the size of the triangles with increasing bias
voltage. c) A plot of Vopen determined from the data as a function of VD = V
exp
D − Voffset
where Voffset is the small offset voltage of the current preamplifier input. The vertical bar
is a representative error bar. It is an estimate of how precisely we can select the edges of
the bias triangles when determining Vopen. The solid black line is determined using
equation 6 and the capacitances from table I. The agreement between the theory line, with
no fitting parameters, and the data supports the use of our model. VUG = 2.5 V,
VLGC = − 1.1 V and VD,AC = 50 µVpp.
2 to be
∆VLGD = −CDCLGS∆VD − CSCLGSx∆VS
CLGDCLGS − CLGDxCLGSx (10)
∆VLGS = −CSCLGD∆VS − CDCLGDx∆VD
CLGDCLGS − CLGDxCLGSx (11)
with ∆ denoting the difference between the measurement configurations. Using these shifts,
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and analysis similar to the VD > 0 case discussed above for effect ii), we can determine the
coordinates of the bias triangle vertices in both drain-biased and source-biased configura-
tions. These are given in table II where V ∗LGD and V
∗
LGS are the experimental coordinates
of the µ = 0 point in a single measurement (where ∆VLGD ≡ ∆VLGS ≡ 0), and where
VD(S) = V
exp
D(S)−Voffset with Voffset being the small voltage offset of the current preamplifier
input.
TABLE II: Vertex coordinates in voltage space
Drain biased configuration Source biased configuration
x1 V
∗
LGD + ∆VLGD V
∗
LGD + ∆VLGD
y1 V
∗
LGS + ∆VLGS V
∗
LGS + ∆VLGS
x2 V
∗
LGD + ∆VLGD + VD
ms(CSDCDD−C2m)
(ms−mf)(CSDCLGD+CmCLGDx) V
∗
LGD + ∆VLGD + VS
(CSDCDD−C2m)
(mb−mf )(CmCLGSx+CDDCLGS)
y2 V
∗
LGS + ∆VLGS + VD
mfms(CSDCDD−C2m)
(ms−mf)(CSDCLGD+CmCLGDx) V
∗
LGS + ∆VLGS + VS
mb(CSDCDD−C2m)
(mb−mf )(CmCLGSx+CDDCLGS)
x3 V
∗
LGD + ∆VLGD + VD
ms(CSDCDD−C2m)
(ms−mb)(CSDCLGD+CmCLGDx) V
∗
LGD + ∆VLGD + VS
(CSDCDD−C2m)
(ms−mf )(CmCLGSx+CDDCLGS)
y3 V
∗
LGS + ∆VLGS + VD
mbms(CSDCDD−C2m)
(ms−mb)(CSDCLGD+CmCLGDx) V
∗
LGS + ∆VLGS + VS
ms(CSDCDD−C2m)
(ms−mf )(CmCLGSx+CDDCLGS)
∆VLGD and ∆VLGS are determined in equations 10 and 11. VD(S) = V
exp
D(S)
− Voffset as discussed in the text.
Now that we have determined the predicted positions of the triangle vertices, we can
move on to comparing bias triangles in different directions. Figure 4 shows AC transport
data measured with VD = ± 0.8 mV and VS = ± 0.8 mV. Several of these triangles
have some internal structure which is outside the scope of this paper; otherwise, they are
qualitatively what is expected from theory. Triangles point in opposite direction depending
on the direction of current flow, and in each bias setup there are two sets of triangles
corresponding to the electron and hole transport[6]. Typically, false color plots like these
are what is used for comparisons between bias configurations when analyzing Pauli-spin
blockade.
The analysis resulting in table II provides a description of the triangle edges predicted
by our model, which can be compared to the edges of measured triangles. To perform this
comparison we must determine the edges of the measured triangles in a systematic way.
We achieve this by plotting a single contour at a current level just above the noise floor of
our measurement. This corresponds roughly to the point where the appropriate chemical
potentials are within kbTe (where Te is the electron temperature and kb is the Boltzman
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FIG. 4: AC transport measurements in four different biasing setups, VD = ±0.8 mV and
VS = ±0.8 mV. This presentation is typically how comparisons between different biasing
setups are made. In all cases VLGC = −1.1 V, VUG = 2.5 V and VD,AC = 50 µV.
constant) of the resonant condition which defines the edges in the theory. Therefore, the
experimental contours constitute a slight overestimate of the triangle size. While we were
unable to obtain an accurate measurement of Te due to structure in the zero bias Coulomb
blockade peaks, we are confident that Te < 1 K. This corresponds to δµ ∼ 0.1 meV or
δVgate ∼ 1.6 mV giving an upper bound on the overestimate.
As mentioned above, false color plots similar to those in figure 4 are what are typically
used to make the comparisons that indicate Pauli-spin blockade. A much simpler comparison
could be made if it was possible to display the relevant information from these figures on a
single plot. This is done in figure 5a, which shows the electron triangle data from all four
biasing setups in figure 4 using the single contour method. Also plotted are the triangle
edges calculated using table II. When presented this way triangles overlap with each other
making the plot much too busy for a simple comparison. This overlap arises from two
primary causes, the capacitive coupling of biasing leads to the quantum dots and charge
10
(a) (b)
FIG. 5: a) Electron triangle data from figure 4 plotted with a single contour at a level just
above the noise floor in voltage space. Data from all four bias setups are shown. Also
shown are triangles predicted using our capacitive model. Overlap between triangles from
different biasing configurations makes data presented this way messy and comparisons
between triangles difficult. b) The same data converted to chemical potential space. The
lack of overlap between triangles in chemical potential space leads to a much cleaner plot
where comparisons can easily be made. Again the triangles predicted from theory are also
plotted.
offset drift Q0(t).
In devices using only high quality silicon-dioxide for dielectric layers, the issue of charge
offset drift and charge reconfigurations is minimal[13]. This allows us, knowing the ca-
pacitances in table I, to remove the overlap seen in figure 5a. We do this in figure 5b
by converting the plot from voltage space to chemical potential space where ∆µSD(DD) =
µSD(DD)(VLGD, VLGS)−µSD(DD)(V ∗LGD, V ∗LGS). In this figure we have chosen to plot the neg-
ative of ∆µSD(DD) so the triangles have similar orientation to those in figure 5a. Theory
predicts the bias triangles plotted this way should be right angle triangles extending in
different directions from the µ = 0 point. This greatly simplifies the predicted vertices,
from the complicated equations of table II, to x and y values of 0 or ±eVD(S). It should be
noted that the theory lines in figure 5a, and the conversion of the data for figure 5b, require
only two input parameters, V ∗LGD and V
∗
LGS. Comparing the theory lines with the data we
see reasonable agreement, in most places clearly better than the 40% uncertainty associated
with some of the input capacitances. To quantify this, we note that the µ = 0 vertices are all
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within 0.2 meV of the origin. This agreement equates to a charge offset drift, Q0(t), in our
experiment of 0.03-0.04e, consistent with a separate measurement[14] of Q0(t) interleaved
with the bias triangle measurements (data not shown). This is a clear demonstration of the
stability of not only the CMOS Si dots used in this measurement but also the measurement
system. It is worth noting that circuit stability is far from guaranteed considering that,
as discussed earlier, to apply bias voltages to opposite leads the circuit must be rewired
between measurements.
Although the long term stability of our setup and devices allowed this analysis to succeed
while neglecting Q0(t) completely, it is not a prerequisite for showing multiple bias triangles
in a single chemical potential space plot. In systems whereQ0(t) is more significant, its effects
can be accounted for with separate Q0(t) measurements of the individual dots interleaved
between bias triangle measurements. By interpolating the Q0(t) data to determine the
appropriate values during the bias triangle measurements, one could correct for any drifts
between measurements.
Apart from the aesthetic appeal of showing data from multiple biasing directions on a
single graph, data plotted in chemical potential space would make the comparisons made
when analyzing Pauli-spin blockade more straightforward. Data presented this way allow
direct visual comparison of bias triangles in opposite directions; this is what constitutes the
proof of Pauli-spin blockade. Furthermore, the conversion from voltage to energy necessary
to quantify the energy splittings is performed prior to visualization of the data. This makes
it substantially easier for people not intimately familiar with the analysis to interpret results.
Also, discussions of series quantum dots generally rely upon the chemical potentials of the
dots, not the applied voltages, and thus we feel data presented this way is more conducive
to understanding.
Chemical potential space analysis similar to what is presented here may be useful in
other systems as well, for example, in triple quantum dots, where a measured 2D voltage
space can be very complicated[15]. In that case, it may be possible to work in a chemical
potential space where a 2D plot would be neatly simplified by removing any contribution
from motion of the chemical potential of the third dot. Secondly, compensation gating,
where small voltages are applied to a second gate while sweeping or pulsing the gate of
interest to prevent unwanted excursions in the chemical potential of a dot[16, 17], is easily
understood using the chemical potential space picture. The type of analysis used in this
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paper provides a quantitative prediction of the magnitude of compensation voltages which
may assist in experimental implementations.
In summary, we have measured bias triangles in a CMOS Si/SiO2 series double quantum
dot in four different biasing setups. By determining the location in voltage space of a single
corner of one triangle, we were able to predict the position and shapes of subsequent triangles
using a simple capacitive model. With this model we converted the data from voltage space
to chemical potential space where all four bias measurements of electron triangles could be
clearly displayed on a single plot. This presentation will aid with the comparisons made
in studies of Pauli-spin blockade. The analysis is performed using capacitances measured
separately and only two input parameters. Finally, we proposed instances where using this
analysis to plot data in chemical potential space should be beneficial to the community.
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